Integration of passives into boards requires research in process steps, material synthesis and characterization, thermomechanical-electrical modeling, fabrication and reliability testing. The literature available on the thenno-mechanical reliability of integral passives and its relation to system level reliability is limited. Reliability of integral passives under thermal excursions through physics based models is presented in this paper. The thenno-mechanical failure mechanisms and their influence on system electrical parameters (R, L and C parameters) are discussed.
Introduction
Integration of the passives in the hoard offers numerous benefits such as reduced size, improved performance, higher yield etc. However, several challenges also arise from the adaptation of this technology. These range from new processing steps to new materials to reliability concems.
Thermo-Mechanical Reliability concems arise due to the difference in material properties between the different layers containing integral passives, dielectrics, and copper interconnects. As the hoards are subjected to thermal excursions during field use, the mismatch in the coefficient of thermal expansion (CTE) between the different layers can lead to several failure mechanisms. In addition, the behavior of different materials at high temperature and humidity can also lead to other reliability issues. One such failure mechanism is cracking and delamination. Delamination occurs when one layer separates from another layer to which it was originally attached. Mechanical failures often stem from the dissimilar properties between the different layers of the passive component. When subjected to high or low temperatures, the different materials tend to expand or contract differentially leading to cracking or delamination.
Inappropriate fabrication steps can also lead to mechanical failures. For example in highly filled polymer-ceramic films on MCM-L substrates, partial curing of the ceramic-polymer composite films can lead to delamination or very poor adhesion hetween copper and the composite film.
[I] This coupled with high temperature conditions can lead to very quick failure of the passive component.
Not much literature exists on the reliability of embedded passives. Schneider et al. have looked at the reliability of decoupling capacitors and subjected them to a variety of tests but these capacitors were not embedded and were composed as a polymer ceramic material as the dielectric 121. Strydom In contrast to the build-and-test approaches, reliability of integral passives under thermal excursions through physics based models is presented in this paper. The methodology to understand the effect of thenno-mechanical stresses and deformation on the electrical characteristics of embedded capacitors, resistors and inductors is presented. Effect of thermal cycling on thermo-mechanical and electrical characteristics of embedded inductors is illustrated through physics-based models. The physics-based thenno-mechanical models predict the deformation in the structure and thermally induced stresses during thermal cycling. Using these thermal stresses, the potential for cracking and delamination in each layer can be predicted. Coupled electrostatic models predict the changes in electrical parameters with thermal cycling using the thermo-mechanical deformation induced in the boards during thermal cycling. Test vehicle substrates subjected to 1000 thermal cycles between -5 5 T to 125°C and high humidity and temperature conditions at 85W85RH for 500 hours are used to validate the models.
Pbysics-based models for embedded passive reliability In order to determine the effect of deformation on the electrical characteristics of the passives, physics-based models are used that can determine the change in the electrical characteristics of the deformed passives with thermal cycling. ANSYSTM is used to determine the deformation in the hoard and ConventorWarem is used to determine the changed electrical parameter. The models and results for change in inductance in an integral inductor are illustrated to demonstrate the approach. Similar models are being developed for other integral passives as well.
Reliability assessment of RF components:
Modeline details A cross section of the test vehicle is shown in Figure 1 
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The fabrication of the test board begins with the surface preparation of the double-sided copper clad FR4 and the surface is roughened by microetching. After baking, a dry film photo resist is applied by a vacuum laminator and cured using UV exposure in order to pattern the first metal layer.
The photoresist is developed, a subtractive etch was performed to develop the fust metal layer and the remaining photoresist is stripped using a sodium hydroxide solution. After this layer, a dielectric layer is applied and the board i i baked. Vias to connect the bottom metal layer with the top metal layer are created in the dielectric layer by developing openings. These openings are fabricated by applying, exposing, developing and stripping the photoresist. In order to develop the second metal layer, an electroless seed layer is applied and the substrate is then baked. The rest of the metal layer follows the same process as the first metal layer. The resistors are formed on the top metal layer by applying the photoresist, developing it and applying the resistor material in the gaps generated. Finally, a dry solder mask is applied and the board is baked to conclude the fabrication of the hoard 
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The experimental changes in the electrical parameters are obtained by measuring the changed electrical parameters after 1000 cycles and 500 hours of high temperature and humidity. The test vehicles are cycled hetween -55OC and 125°C with a 5-minute dwell time each at high and low temperature and a 10-minute ramp time hetween the temperature extremes or kept in high humidity and temperature conditions at 85"C/85%RH. The test vehicle substrate is baked prior to each of the reliability experiments. The maximum decrease after thermal cycling in capacitance was 4%, in inductance was 20% and in resistance was 12%. The change after 500 hours of 85RHiWC for capacitance was +IO%, for inductance was +8% and for resistance was -16%. The results are shown in figures 3 and 4.
Modeling of Embedded [nductors In order to model the board in ANSYS, quarter symmetry boundary conditions are used. Other features on the board (vias, other passives, pads etc.) are not modeled since their contribution to the defoimation of the hoard is minimal. The board is assumed to he stress free at 12092, which is the temperature at which the hoard is cured. The quarter board is 70 mm square and since this is much larger than the thickness of the board, layered shell elements have to he used to represent the geometry. In order to make an equivalent model of the test hoard, a model of the board is Constructed using shell elements and then different cross sections are defined to represent the different layers of the hoard. The shell elements used is linear with 4 nodes and has 6 translational and rotational degrees of freedom per node. Using the model, it is possible to determine the stresses and deformation in different layers. This information is vital in determining the interfacial normal and shear stresses and strains. This approach represents a significant departure from the 2D plane-strain model used to approximate a similar layered board [5]. Figure  1 shows the different cross sections defined in the model. Since the inductors are present only on the top metal mask, the bottom metal mask is not included in the cross section of the model. Figure 5 shows the inductor modeled in the ANSYS model. The modeled inductor consists of 4 turns as compared to 4.5 turns in the test hoard and the trace running from the pad to the inductor is also not modeled. Both the above assumptions have been used to simplify the model.
After one inductor has been constructed, 3 additional inductors are generated and the rest of the board constructed to complete the geometric model of the board. Since the copper traces of the inductor have thickness in the micrometer range, thin film properties with kinematic hardening are used [7] . The glass epoxy laminate FR4 is modeled as orthotropic and temperature-dependent. Dynavia and Vialux8 1 are modeled as viscoelastic using the Prony series [8] [9] .
Properties of the materials at room temperature are listed in Table 1 . Figure 6 shows an enlarged view of the inductors as surrounded by the soldermask. When completed, the board finite element model contains 10600 elements and 10869 nodes.
As quarter symmetry is used, the corner node of the board is constrained (pinned) in all the directions to prevent rigid body motion. Symmetry boundary conditions are applied on the symmetry planes. The thermal cycling simulations were carried out, and the stress-strain values stabilized after 8 cycles. The deformed geometry is shown in Figure 7 . As expected the hoard warps down due to the presence of high CTE dielectric materials on the low CTE FR4 substrate.
Results and discussion
It was seen that the stresses between the dielectric and the solder mask were the highest and varied from 9 MPa of compressive stress at high temperature to 56 MPa of extensional stress at low temperature; this indicates potential cracking of the layers, depending on the fracture strength of the cured polymer.
The deformed board in Figure 7 is a layered shell model and in order to find the inductance of the deformed inductor, a solid 3D representation is required. In order to get a deformed 3D inductor, a shell to solid submodeling approach needs to be used to transfer the deformations of the different layers in the test board to the selected nodes in the undeformed solid inductor. In this technique the undeformed inductor, as a submodel, is built in the same coordinates with respect to the global co-ordinates as the deformed inductor in the whole model. After this, the boundary nodes of the inductor in the suhmodel are selected and cut boundary interpolation is performed in which the displacements from the deformed inductor in the whole model are transferred as boundary conditions in the suhmodel.
Using the suhmodel, the deformed shape of the solid inductor is obtained. The deformation of the suhmodel is compared to the deformation in the whole model and a minimal increase of 0.1% is found. The deformed dimensions were then imported into Conventorware in order to compute the change in inductance. In order to get hounds inductor closest and farthest from the neutral point (center of board where there is no deformation) are imported into Conventorware. Table 2 shows the change in inductance from the deformed inductor. Inductor 1 is the inductor close to the neutral point (14") and inductor 2 is farthest from the neutral point (27.5mm). Table 3 . Change in inductance values with change in neutral point for the minimum and maximum change in the inductance, the -As seen from the parametric studies, the farther the inductor is placed form the neutral point, the greater the change is.
Ongoing and future work Presently, reliability experiments are being conducted on The inductance does not undergo a significant change after deformation. This is due to the fact that the inductor is planar and does not have any turns in the z direction (in direction normal to top surface of board). Hence the deformation does not have a significant impact on the inductance. For passives that extend in all three dimensions (capacitors), deformation could result in a much larger change as compared to thin, planar inductors or resistors. In addition, the deformation is small and may not cause any change at low frequency hut at high frequency, this deformation could cause a significant change in the electrical parameters. It was observed that for the undeformed inductors, the value remained constant for higher frequencies hut for the deformed cases, it changed with higher frequency suggesting dependency on frequency. One more observation is that the inductors are very close to the neutral point and hence the deformation will be much smaller than the deformation experienced by inductors on the comer of the board. Another important aspect to consider is the change of material properties of copper with thermal cycling. In this work, the changes in the properties of copper with thermal cycling or high temperature and humidity conditions are not accounted for. Such changes can also he responsible for the small change in inductance obtained from the model simulations as compared to the experimental results.
Parametric Studies
In order to see the effect of geometrical changes to the hoard, parametric studies are performed to see the effect of change in the position of the inductors on the inductance. The position of the inductors is varied first with respect to the neutral point and the change in inductance observed. The inductors are put on the farthest location of the hoard ( 8 1 m away) and in the middle (41mm) of the hoard. As with the original case, the same procedure is followed to find the change in inductance of the two inductors. electrical parameters of the embedded passives will be measured. Models to simulate the experimental conditions will be developed. These models will follow similar methodology as that developed in this paper.
Summary
The effect of deformation on the inductance of a low frequency passive was investigated. In addition, the potential for cracking was investigated for different layers of the board. A finite element model that simulates the experimental conditions was developed. Based on the deformation of the shell inductor, the loads were transferred to a solid inductor and the inductance analysis was performed. Future work will look at the change in electrical characteristics of high frequency embedded passives. 
